Nanda A. Use of a cycle-based technique to speed up VHDL simulation. IJSCS [Internet]. 2009 Dec. 19 [cited 2024 Nov. 22];1(1). Available from: https://journals.threws.com/index.php/IJSCS/article/view/113