A. Nanda, “Use of a cycle-based technique to speed up VHDL simulation”, IJSCS, vol. 1, no. 1, Dec. 2009.