Nanda, Aswani. 2009. “Use of a Cycle-Based Technique to Speed up VHDL Simulation”. International Journal of Statistical Computation and Simulation 1 (1). https://journals.threws.com/index.php/IJSCS/article/view/113.