Nanda, A. (2009). Use of a cycle-based technique to speed up VHDL simulation. International Journal of Statistical Computation and Simulation, 1(1). Retrieved from https://journals.threws.com/index.php/IJSCS/article/view/113