Nanda, A. Use of a Cycle-Based Technique to Speed up VHDL Simulation. IJSCS 2009, 1.